A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz
A 130-nm CMOS low-noise amplifier (LNA) for WCDMA applications is presented. The circuit adopts an inductively degenerated cascode topology. A detailed methodology using power constraint noise optimization (PCNO) method that leads to an optimum width of the LNA is presented. A theoretical noise figu...
Published in: | 2011 IEEE Symposium on Industrial Electronics and Applications, ISIEA 2011 |
---|---|
Main Author: | |
Format: | Conference paper |
Language: | English |
Published: |
2011
|
Online Access: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855652799&doi=10.1109%2fISIEA.2011.6108680&partnerID=40&md5=21000a0032e6765b61a2cea0ea242d27 |
id |
2-s2.0-84855652799 |
---|---|
spelling |
2-s2.0-84855652799 Muhamad M.; Soin N.; Ramiah H.; Noh N.M.; Keat C.W. A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz 2011 2011 IEEE Symposium on Industrial Electronics and Applications, ISIEA 2011 10.1109/ISIEA.2011.6108680 https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855652799&doi=10.1109%2fISIEA.2011.6108680&partnerID=40&md5=21000a0032e6765b61a2cea0ea242d27 A 130-nm CMOS low-noise amplifier (LNA) for WCDMA applications is presented. The circuit adopts an inductively degenerated cascode topology. A detailed methodology using power constraint noise optimization (PCNO) method that leads to an optimum width of the LNA is presented. A theoretical noise figure optimization using fixed power was used as a design optimization guide. This inductively degenerated cascade topology show good noise performance which it achieve a noise figure of 1.32dB while provides a forward gain, S 21 of 18.24 dB from a 1.2V voltage supply. The input reflection coefficient, S 11 is -19 dB. © 2011 IEEE. English Conference paper |
author |
Muhamad M.; Soin N.; Ramiah H.; Noh N.M.; Keat C.W. |
spellingShingle |
Muhamad M.; Soin N.; Ramiah H.; Noh N.M.; Keat C.W. A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz |
author_facet |
Muhamad M.; Soin N.; Ramiah H.; Noh N.M.; Keat C.W. |
author_sort |
Muhamad M.; Soin N.; Ramiah H.; Noh N.M.; Keat C.W. |
title |
A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz |
title_short |
A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz |
title_full |
A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz |
title_fullStr |
A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz |
title_full_unstemmed |
A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz |
title_sort |
A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz |
publishDate |
2011 |
container_title |
2011 IEEE Symposium on Industrial Electronics and Applications, ISIEA 2011 |
container_volume |
|
container_issue |
|
doi_str_mv |
10.1109/ISIEA.2011.6108680 |
url |
https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855652799&doi=10.1109%2fISIEA.2011.6108680&partnerID=40&md5=21000a0032e6765b61a2cea0ea242d27 |
description |
A 130-nm CMOS low-noise amplifier (LNA) for WCDMA applications is presented. The circuit adopts an inductively degenerated cascode topology. A detailed methodology using power constraint noise optimization (PCNO) method that leads to an optimum width of the LNA is presented. A theoretical noise figure optimization using fixed power was used as a design optimization guide. This inductively degenerated cascade topology show good noise performance which it achieve a noise figure of 1.32dB while provides a forward gain, S 21 of 18.24 dB from a 1.2V voltage supply. The input reflection coefficient, S 11 is -19 dB. © 2011 IEEE. |
publisher |
|
issn |
|
language |
English |
format |
Conference paper |
accesstype |
|
record_format |
scopus |
collection |
Scopus |
_version_ |
1820775481636552704 |