An area efficient memory-less ROM design architecture for direct digital frequency synthesizer

• Published in: International Journal of Electrical and Computer Engineering
• Main Author: Alkurwy S.; Ali S.H.; Islam M.S.; Idros F.
• Format: Article
• Language: English
• Published: Institute of Advanced Engineering and Science 2021
• Online Access: https://www.scopus.com/inward/record.uri?eid=2-s2.0-85091148902&doi=10.11591%2fijece.v11i1.pp257-264&partnerID=40&md5=125453d86335e9c826695389fde55ec0

This paper introduces a new technique of designing a read-only memory (ROM) circuit, namely; memory-less ROM as a novel approach to designing the ROM lookup table (LUT) circuit for use in a direct digital frequency synthesizer (DDFS). The proposed DDFS design uses the pipelined phase accumulator (PA) based on the kogge-stone (KS) adder. Verilog HDL programming is encoded on the architecture circuit of pipelined PA and contrasted with other PA based on various adders. The obtained results define the KS adder as having good capabilities for improving the throughput. In addition to the quarter symmetry technique, the built memory-less ROM to obtain the quarter sine amplitude waveform is proposed and implemented in the DDFS system. The implementation of the proposed technique replaces the necessary ROM registers (384 D flip-flops) and multiplexers with simple logic gate circuits instead of traditional ROMs. This technique would reduce the area size and cell count by 56% and 32.6% respectively. © 2021 Institute of Advanced Engineering and Science. All rights reserved.